Abstract -This paper explores the application of SiGe BiCMOS technology to mm-wave transceivers with analog and digital signal processing. A review of 10-80Gb/s SERDES performance across 3 SiGe BiCMOS and CMOS technology nodes reveals remarkable similarities with digital CMOS IC scaling and points to the benefits of a SiGe BiCMOS roadmap. Examples of 40-Gb/s equalizers, track-and-hold amplifiers and ADCs with mm-wave sampling clocks are provided, along with GHz-range opamp filters and 65-GHz wireless transceivers. Automotive radar and imaging applications in the 80-100 GHz range are also briefly discussed.
I. INTRODUCTION Historically, due to larger-scale economies, wireless and (briefly) fibre-optic applications have driven SiGe BiCMOS process development [1] - [3] . While SiGe HBT performance has steadily improved over the last few years [4] - [8] , the frequency of most applications has remained in the 2-10 GHz range. This has allowed CMOS technology to catch up in some of the larger volume markets, such as WLAN and 10-Gb/s datacom, where SiGe BiCMOS technology had carved a niche. The shift away from continual speed enhancement and towards higher digital signal processing content will place greater demand in the future for ultra-fast ADC techniques in applications such as 40-Gb/s fibre-optic, backplane and chip-tochip communication, instrumentation, and digital cinema. In these applications, SiGe HBTs must be paired with nanoscale MOSFETs to deliver the required performance at acceptable power dissipation levels. Ultra high fT and fMAX values, simultaneously exceeding 250 GHz, as well as low phase noise are, however, required for the potentially lucrative 77/94GHz automotive, mm-wave imaging, and 100-Gb/s Ethernet applications. This paper addresses transistor performance scaling and building blocks for 40-80Gb/s transceivers with analog and digital signal processing and for mm-wave radio and radar.
II. SIGE HBT AND SERDES PERFORMANCE SCALING
Benefiting from the clear guidelines set forth by the International Roadmap for Semiconductors (ITRS), CMOS technology scaling has continued unabated to nanometre dimensions. Cut-off and maximum oscillation frequencies in general purpose (GP) 65-nm CMOS technologies with physical gate lengths below 45 nm now exceed 200 GHz at IV supply [9] . Power dissipation, noise figure, and phase noise performance in CMOS RF and fibre-optic ICs improve with scaling. At the same time, as the data compiled in Fig. 1 Fig. 2 shows the measured fT of production and of prototype SiGe HBTs as a function of collector current density, along with the fT of a scaled device simulated using Silvaco's T-CAD platform. The scaled transistor has 100-nm emitter width, a 5-nm thick base doped 8 x 1019 cm-3, a 25-nm thick collector, and features a trapezoidal Ge profile varying from 20% to 400. Its NFMJN is 1.1 dB at 65 GHz whilefT andfMAx simultaneously exceed 500 GHz at a current density of 30 mA/ im2 with a peak of 560 GHz at 60 mA/ tm2. The simulator was calibrated on experimental 1 60-GHz SiGe HBT characteristics from production SiGe BiCMOS processes [4] , [6] . For [8] , and in simulated scaled SiGe HBTs. The simulated structure is shown in the inset.
A fully integrated 5-GHz wireless transceiver and a 10-Gb/s SONET receiver were first reported at MRS in 1998 [13] . These circuits were implemented in an early version of a 0.5pim SiGe BiCMOS process with 45/60-GHz fT/JMAX [1] . The SONET receiver employed E2CL logic and operated from a -5.2V supply. The first single-chip 10-Gb/s SONET SERDES [14] and a 10-Gb/s Ethernet (lOGE) SERDES (Fig. 3) The most interesting aspect of this SERDES family is that it demonstrates the benefits of scaling for mixed-signal SiGe BiCMOS products. Scaling leads to an almost linear improvement in jitter, rise/fall times, die area, supply voltage and power dissipation [15] . It also confirms the prediction made in [14] that only at the 130-nm node would CMOS be able to compete with SiGe BiCMOS technology for 10-Gb/s SERDES applications. Indeed, several 10-Gb/s SERDES chips in 130-nm CMOS, including a VCSEL driver [16] , have been reported during the last 2 years while 180-nm CMOS solutions could not compete [17] .
jv,2 ME S [ [ t iffi ; . . g E . E ,ĩ~~~~~~~~. . . . . . .. [20] and SiGe BiCMOS technologies [2l]- [23] . Scaled 40/80-Gb/s SERDES can now be fabricated in 130-nm SiGe BiCMOS technology [6] , operating from 2.5-V supply with similar power dissipation and performance margin (Fig.4) as the first-generation lOGE chip (Fig. 3 ). This (4) (5) (6) (7) (8) x speed increase [23] at comparable power dissipation and cost has been made possible by the 4x improvement in transistorfT/JMAX and by relying on a MOS-SiGe HBT cascode topology and inductive peaking [23] . The combination of MOSFETs and HBTs on the high-speed path capitalizes on the low VT of nanoscale MOSFETs, the cancellation of Miller capacitance, and on the low gate resistance to improve switching speed over HBT-only logic while reducing the power supply voltage to 2.5 V and 1.8 V [11, 24] . Fig. 5 illustrates the scaling of MOS-HBT cascode inverter delay between production 180-nm and 130-nm SiGe BiCMOS nodes with comparable SiGe HBT performance. The benefits of future scaling to 90-nm BiCMOS are also clearly apparent where the delay reduction from 5.1 ps to 3.3 ps is solely due to replacing 130-nm with 90-nm MOSFETs. The inset shows how emitter-followers (EF) can be employed for level shifting and further increase speed. Note that the optimal delay is achieved when the tail current corresponds to 0.3mA/ im of gate width for the MOSFETs that make up the differential pair [27] . [23] implemented in a 130-nm SiGe BiCMOS process [6] .
impedance. It was implemented in 130-nm and 180-nm generations of SiGe BiCMOS technologies with similar HBT fT/JMAX [25] , [26] [27] . A record unity gain bandwidth of 37 GHz was measured in the 130-nm half-circuit with 10-mA current [25] . Opamp biquad filters (Fig. 7) were fabricated and their performance was compared with that of 2-stage gm-LC bandpass filters based on the same MOS-HBT cascode topology (Fig. 8) . The measured transfer characteristics, NF and linearity of both filters are shown in Figs. 9-1 1. With comparable linearity and power dissipation, the opamp filter occupies 10 times smaller area than the gm-LC filter. 
III. ANALOG CIRCUITS
Operational amplifiers (opamps) can be used in GHz-range filters and delta-sigma modulators if their unity gain bandwidth exceeds 10 GHz [25] , [26] . The schematic of a fully differential opamp employing a MOS-HBT cascode with cascode p-MOSFET load [25] is shown in Fig. 6 . The circuit has an EF output for level-shifting purposes and to reduce the output 
IV. 40-GB/s EQUALIZERS
Production SiGe BiCMOS technology is wellpoised to address 45-Gb/s transceivers with equalization. A typical block diagram of an equalizer with analog DSP is shown in Fig. 12 . While the FFE block could be realized in 90-nm CMOS, the DFE requires a full-rate 45-GHz flip-flop which is unlikely to be implemented in CMOS with adequate margin before the 65-nm node. [4] . A differential, distributed topology is employed which is realized with M6-over-M2 microstrip lines and HBT-cascode taps with gain and sign control. The measured and modelled characteristics of the 9-ft SMA cable used in systemlevel simulations and experiments are illustrated in Figs. 14-16. The circuit is capable of compensating for more than 20dB loss at 20 GHz. Error-free operation was verified from 5 Gb/s to 40 Gb/s, and equalized eyes were obtained up to 49 Gb/s [28] . B. 40 Gbls DFE The DFE whose block diagram is shown in Fig. 17 , was implemented in the same technology [4] passing through a 9-ft SMA cable at data rates from 5 Gb/s to 39.5 Gb/s, Fig.18 [29] . [4] . Signals InN and Inp are provided by a low-noise, broadband transimpedance amplifier [30] . 
C. 40 Gbls Digital Equalizer Blocks
When the technology has adequate speed, a digital DSP solution (Fig. 19) is preferred over an analog one due to its increased flexibility. In this architecture, the most critical block is the T&H amplifier (Fig. 20) , which must simultaneously satisfy broad band, low noise and high linearity requirements. A T&H amplifier with over 40-GHz bandwidth (Fig. 21 ) and 4.5-bit linearity was reported in [30] . 21 Differential output of the T&H amplifier for an 10-GHz sinusoid sampled at 40GHz (70 mV/div) [30] .
V. ADCs
The high intrinsic speed of both SiGe HBTs [1] - [8] and CMOS [11] , [12] transistors provides an excellent incentive for the introduction of digital signal processing techniques relying on high oversampling ratios and mm-wave clock frequencies. Such techniques typically require only simple circuit topologies, similar to those used in a fiberoptic SERDES, that can be designed to be robust to process variations, transistor leakage and non-linearity. The 2-GHz bandpass AL design described in [31] employs the gm-LC transconductor from Fig. 8 and the BiCMOS cascode MSM flip-flop [22] as the 40-GSamples/sec quantizer. The 11P3 test in Fig. 23 shows an SFDR of 61 dB with an ENOB of 8.5 over a 120 MHz band centred at 2 GHz. The 40-Gb/s output stream, reproduced in Fig. 24 , can be decimated with the same 2.5-V CML BiCMOS logic family [22] - [24] . [4]. The transmitter has an image-reject architecture with stagger-tuned, two-stage, lumped poly-phase filters at 5 GHz and at 65 GHz. All three ICs include for the first time a low-phase-noise 60-GHz VCO with 10% tuning range [34] and rely on inductors and transformers to minimize die area. The VCO, downconvert mixer, LNA, and power amplifier employ SiGe HBT cascodes with inductive degeneration to improve isolation and simplify interstage matching. The entire design process was conducted using hand analysis and Spectre, as in the 2-10 GHz range [35] , while inductors and transformers were designed using ASITIC. 
VI. MILLIMETRE WAVE TRANSCEIVERS
Figs. 25 and 26 reproduce the schematics and die photos of a 60-GHz WLAN transceiver chip set and of a 65-GHz Doppler sensor with on-die patch antenna [32] , [33] implemented in a production 180-nm SiGe BiCMOS process withfT/JMAX of 160 GHz VII. CONCLUSIONS Even though prototype SiGe HBTs and production 65-nm MOSFETs [12] now have adequate performance for automotive radar and imaging at 94 GHz [36] , [37] , on-chip isolation remains a major concern and will influence the choice of system architecture. For example, beyond 100 GHz, antennas are small enough for phase arrays to be integrated in silicon but crosstalk will limit their applicability. Alternatively, rectangular waveguide arrays are reasonably small, have excellent isolation and, in conjunction with finlines, provide more efficient radiation. For mm-wave medical imaging, where arrays of tens of transceivers are required, low (phase) noise [36] , isolation and power dissipation are the most important design goals. Fig. 30 [35] , [39] . The impact of transistor vertical profile scaling on NFMIN is negligible at 5 GHz but becomes significant at 65 GHz. Furthermore, since the transit time through the collector space charge region is significantly larger than the base transit time, correlation between the collector and base shot noise currents increases, pushing the optimum noise current 
